ANALYSIS OF HYBRID FULL ADDER TOPOLOGIES BASED ON IMPROVED DRPTL

Authors

  • Shibi O
  • P. Manimegalai

Keywords:

Full Adder; Pass Transistor; Hybrid; SRPTL;

Abstract

Recently adder circuit is becoming a major part in many applications and the arithmetic circuit is included in it as a fundamental operation. Basically the adder circuit is designed to achieve low power and less delay and by logic gate of the circuit improves the performances. In this paper, for significant process of power saving and efficient performances Hybrid Full Adder Topologies is proposed dynamically based on dual rails pass transistor logic (DRPTL) with the clock signal. For speed process high logic circuit is implemented and also to have less propagation. In hybrid CMOS design style various adder cells and transistor is used, but in proposed circuit DRPTL is implemented with the load condition and the clock signal to manage the power flow in the circuit. Also enhance the device performances and reduce the chip level power consumption. The proposed circuit is simulated for the analysis of performances by the implementation in Cadence Virtuoso Schematics on 45nm CMOS process models and illustrated the results performances delay, power, and transistor count reduction.

Metrics

PDF views
43
Jul 2017Jan 2018Jul 2018Jan 2019Jul 2019Jan 2020Jul 2020Jan 2021Jul 2021Jan 2022Jul 2022Jan 2023Jul 2023Jan 2024Jul 2024Jan 2025Jul 2025Jan 20263.0
|

Downloads

Published

2017-07-02

How to Cite

O, S. ., & Manimegalai, . P. . (2017). ANALYSIS OF HYBRID FULL ADDER TOPOLOGIES BASED ON IMPROVED DRPTL . Pakistan Journal of Biotechnology, 14(Special II), 188–194. Retrieved from https://pjbt.org/index.php/pjbt/article/view/672