Muthu, Felix, Aravinth. T.S, and Rajendran. T. “DESIGN OF CMOS 8-BIT PARALLEL ADDER ENERGY EFFICIENT STRUCTURE USING SRCPL LOGIC STYLE ”. Pakistan Journal of Biotechnology 14, no. Special II (July 2, 2017): 257–260. Accessed July 16, 2024. https://pjbt.org/index.php/pjbt/article/view/685.