Muthu, Felix, et al. “DESIGN OF CMOS 8-BIT PARALLEL ADDER ENERGY EFFICIENT STRUCTURE USING SRCPL LOGIC STYLE ”. Pakistan Journal of Biotechnology, vol. 14, no. Special II, July 2017, pp. 257-60, https://pjbt.org/index.php/pjbt/article/view/685.