F. . Muthu, A. T.S, and R. T, “DESIGN OF CMOS 8-BIT PARALLEL ADDER ENERGY EFFICIENT STRUCTURE USING SRCPL LOGIC STYLE ”, Pak. J. Biotechnol, vol. 14, no. Special II, pp. 257–260, Jul. 2017.