Muthu, F. ., T.S, A. and T, R. (2017) “DESIGN OF CMOS 8-BIT PARALLEL ADDER ENERGY EFFICIENT STRUCTURE USING SRCPL LOGIC STYLE ”, Pakistan Journal of Biotechnology, 14(Special II), pp. 257–260. Available at: https://pjbt.org/index.php/pjbt/article/view/685 (Accessed: 16 July 2024).