Muthu, Felix, Aravinth. T.S, and Rajendran. T. 2017. “DESIGN OF CMOS 8-BIT PARALLEL ADDER ENERGY EFFICIENT STRUCTURE USING SRCPL LOGIC STYLE ”. Pakistan Journal of Biotechnology 14 (Special II):257-60. https://pjbt.org/index.php/pjbt/article/view/685.