Muthu, F. .; T.S, A.; T, R. DESIGN OF CMOS 8-BIT PARALLEL ADDER ENERGY EFFICIENT STRUCTURE USING SRCPL LOGIC STYLE . Pak. J. Biotechnol 2017, 14, 257-260.