Muthu, F. et al. 2017. DESIGN OF CMOS 8-BIT PARALLEL ADDER ENERGY EFFICIENT STRUCTURE USING SRCPL LOGIC STYLE . Pakistan Journal of Biotechnology. 14, Special II (Jul. 2017), 257–260.